Deprecated: The $control_id argument is deprecated since version 3.5.0! in /var/www/wp-content/plugins/elementor/modules/dev-tools/deprecation.php on line 304

Deprecated: The $control_id argument is deprecated since version 3.5.0! in /var/www/wp-content/plugins/elementor/modules/dev-tools/deprecation.php on line 304

Deprecated: The $control_id argument is deprecated since version 3.5.0! in /var/www/wp-content/plugins/elementor/modules/dev-tools/deprecation.php on line 304

Deprecated: Hook elementor/widgets/widgets_registered is deprecated since version 3.5.0! Use elementor/widgets/register instead. in /var/www/wp-includes/functions.php on line 5758

Computer Organisation and architechture

(16EC408)

UNIT I
INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE:
Basic Computer Organization – CPU Organization – Memory Subsystem Organization and Interfacing – I/O Subsystem Organization and Interfacing – A Simple Computer Levels of Programming Languages, Assembly Language Instructions, Instruction Set Architecture Design, A simple Instruction Set Architecture

UNIT II
CPU DESIGN AND COMPUTER ARITHMETIC: Instruction Cycle – Memory – Reference Instructions – Input/output and Interrupt – Addressing Modes – Data Transfer and Manipulation – Program Control.
COMPUTER ARITHMETIC: Addition and Subtraction – Multiplication Algorithms – Division Algorithms– Floating-Point Arithmetic Operations – Decimal Arithmetic unit.

UNIT III
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT REGISTER TRANSFER: Register Transfer Language – Register Transfer – Bus and Memory Transfers – Arithmetic Micro operations – Logic Micro operations – Shift Micro operations.
CONTROL UNIT: Control Memory – Address Sequencing – Micro program Example – Design of Control Unit.

UNIT IV
MEMORY AND INPUT/OUTPUT ORGANIZATION MEMORY ORGANIZATION: Memory Hierarchy – Main Memory – Auxiliary Memory – Associative Memory – Cache Memory – Virtual Memory. INPUT/OUTPUT ORGANIZATION: Input-Output Interface – Asynchronous Data Transfer – Modes of Transfer – Priority Interrupt – Direct Memory Access (DMA).

UNIT V
PIPELINE AND MULTIPROCESSORS PIPELINE: Parallel Processing – Pipelining – Arithmetic Pipeline – Instruction Pipeline.
MULTIPROCESSORS: Characteristics of Multiprocessors – Interconnection Structures – Inter Processor Arbitration – Inter Processor Communication and Synchronization.

TEXT BOOKS:
1. Computer Systems Organization and Architecture, John D. Carpinelli, PEA, 2009.
2. Computer Systems Architecture, 3/e, M. Moris Mano, PEA, 2007.

Study Material's for Subject

UNIT 1 : VIEW/DOWNLOAD

UNIT 2 : VIEW/DOWNLOAD

UNIT 3 : VIEW/DOWNLOAD  

UNIT 4 : VIEW/DOWNLOAD

UNIT 5 : VIEW/DOWNLOAD

© All rights reserved by creativestellars-2018

Designed by team- creativestellars